

32M Bits SPI Nor Flash

Copyright © 2014 Giantec Semiconductor Corp. (Giantec). All rights reserved. Giantec reserves the right to make changes to this specification and its products at any time without notice. Giantec products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for critical medical or surgical equipment, aerospace or military, or other applications planned to support or sustain life. It is the customer's obligation to optimize the design in their own products for the best performance and optimization on the functionality and etc. Giantec assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and prior placing orders for products.





Contents

1. Features	5
2. Genera Description	6
3.Package Types:	7
3.1 Pin Configuration	7
3.2 Pin Description	8
3.3 Chip Select (/CS)	8
3.4 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3)	8
3.5 Write Protect (/WP)	8
3.6 HOLD (/HOLD)	8
3.7 Serial Clock (CLK)	8
4.BLOCK DIAGRAM	9
5.Memory Architecture Diagram (32Mb)	10
6. ELECTRICAL CHARACTERISTICS	11
6.1 Absolute Maximum Ratings(1)	11
6.2 Power-up Timing and Write Inhibit Threshold	11
6.3 Power Up/Down and Voltage Drop	12
6.4 DC Electrical Characteristics (85) :	13
6.5 DC Electrical Characteristics (105) :	14
6.6 DC Electrical Characteristics (125) :	15
6.7 AC Measurement Conditions	16
6.8 AC Characteristics (85)	16
6.9 AC Characteristics (105)	18 10
6.10 AC Characteristics (125)	19 24
6.12 Serial Dulput Timing	
6 13 /HOLD Timing	۱ ∠ 21
6.14 /M/P Timing	21 21
	Z I
7 1 Standard SPI Instructions	22
7.1 Standard SFT Instructions	22 22
7.2 Dual SPI Instructions	22
7.4 Hold Function	22 22
7.5 WRITE PROTECTION	23
7 6 Write Protect Features	23
8 STATUS REGISTERS AND INSTRUCTIONS	23
8 1 STATUS REGISTER 1	24
8.1.1 BUSY Status (BUSY)	
8.1.2 Write Enable Latch Status (WEL)	24
8.1.3 Block Protect Bits (BP2, BP1, BP0)	24
8.1.4 Top/Bottom Block Protect (TB)	24
8.1.5 Sector/Block Protect (SEC)	24
8.1.7 Status Register Protect (SŔP0)	25
8.2 STATUS REGISTER 2	25
8.2.1 Erase/Program Suspend Status (SUS)	25
8.2.2 Complement Protect (CMP)	25



8.2.3 Security Register Lock Bits (LB1:LB2:LB3)	26
8.2.4 Quad Enable (QE)	26
8.2.5 Lock Down and OTP (SRP1)	26
8.3 STATUS REGISTER 3	26
8.3.1 Write Protect Selection (WPS) - Volatile/Non-Volatile Writable	
8.3.2 Output Driver Strength (DRV1, DRV0) - Volatile/Non-Volatile Writable	27
8.3.3 Reserved Bits	27
8.4 Status Register Memory Protection (CMP = 0)	28
8.5 Status Register Memory Protection (CMP = 1)	29
8.6 Individual Block Memory Protection (WPS=1)	30
9 Commands DESCRIPTION	31
9.1 Commands Table	31
9.2 Manufacturer and Device Identification	34
9.3 Write Enable (WREN) (06h)	35
9.4 Write Disable (WRDI) (04h)	35
9.5 Write Enable for Volatile Status Register (50h)	36
9.6 Read Status Register (05h/35h/15h)	
9.7 Write Status Register (WRSR) (01h/31h/11h)	37
9.8 Read Data Bytes (READ) (03h)	38
9.9 Fast Read (0Bh)	
9.10 Dual Output Fast Read (3Bh)	40
9.11 Quad Output Fast Read (6Bh)	41
9.12 Dual I/O Fast Read (BBH)	42
9.13 Quad I/O Fast Read (EBH)	44
9.14 Set Burst with Wrap (77H)	46
9.15 Page Program (PP) (02H)	
9.16 Quad Page Program (32H)	48
9.17 Mini Sector Erase (MSE) (82H)	
9.18 Sector Erase (SE) (20H)	50
9.19 32KB Block Erase (BE) (52H)	51
9.20 64KB Block Erase (BE) (D8H)	
9.21 Chip Erase (CE) (60/C/H)	53
9.22 Deep Power-Down (DP) (B9H)	54
9.23 Release from Deep Power-Down and Read Device ID (RDI) (ABH)	55
9.24 Read Manufacture ID/ Device ID (REMS) (90H)	
9.25 Read Manufacture ID/ Device ID Dual I/O (92H)	5/
9.26 Read Manufacture ID/ Device ID Quad I/O (94H)	58
9.27 Read Identification (RDID) (9FH)	59
9.28 Read Unique ID Number (4Bn)	60
9.29 Program/Erase Suspend (PES) (75H or BOH)	01
9.30 Program/Erase Resume (PER) (7AH OF 30H)	
9.31 Eliable Reset (000) allu Reset (990)	03
9.02 JEUEU RESEL	04
9.33 Reau SFDF Register (JAII)	 ⊿⊽
9.04 ETASE DECUTILY REGISTERS (4411)	/ 1
9.00 Flogram Security Registers (421)	2 / 7 ح
9.30 Reau Jecurity Registers (4011) 0.27 Individual Block/Soctor Lock (266)	13
9.37 Inuvidual Diock/Sector Liplack (20h)	14
9.30 Individual block/Sector Unlock (390)	



9.39 Read Block/Sector Lock (3Dh)	
9.40 Global Block/Sector Lock (7Eh)	75
9.41 Global Block/Sector Unlock (98h)	76
10 Package Information	77
10.1 Package SOP8 208MIL	77
10.2 Package SOP8 150MIL	78
10.3 Package TSSOP8L (173mil)	79
10.4 Package WSON8 (6*5mm)	80
10.5 Package WSON8 (4*3mm)	81
10.6 Package USON8 (2*3mm)	
10.7 Package 8ball WLCSP	83
11 Ordering Information	84
12 Valid Part Numbers and Top Side Marking	
13 REVISION HISTORY	86



1. Features

- Single Power Supply Voltage
 Full voltage range: 1.65~3.6V
- Operating Temperature range:
 - _40 to +85 °C
 - _40 to +105 °C
 - _40 to +125 °C
- 32M-bit Serial Flash
 - 4M-byte
 - 256 bytes per programmable page
- Standard, Dual, Quad SPI
 - Standard SPI: CLK, CS#, DI, DO, WP#, HOLD#
 - Dual SPI: CLK, CS#, IO0, IO1, WP#, HOLD#
 - Quad SPI: CLK, CS#, IO0, IO1, IO2, IO3
- High Speed Clock Frequency
 - 120MHz for fast read with 30PF load
 - Dual I/O Data transfer up to 240Mbits/s
 - Quad I/O Data transfer up to 480Mbits/s
- Software/Hardware Write Protection
 - Write protect all/portion of memory via software
 - Enable/Disable protection with WP# Pin
 - Top/Bottom Block protection
- Allows XIP (execute in place) Operation
 Continuous Read With 8/16/32/64-byte Wrap
- Data Retention
 - 50-year data retention typical

- Minimum 200,000 Program/Erase Cycles
- ESD protection (Human Body Model)
 -6500V to +6500V
- Fast Program/Erase Speed
 - Page Program time: 0.7ms typical
 - Sector Erase time: 2.6ms typical
 - Block Erase time: 2.6ms typical
 - Chip Erase time: 5.6ms typical
- Flexible Architecture
 - Uniform Sector of 1K-byte
 - Uniform Sector of 4K-byte
 - Uniform Block of 32/64K-byte
 - Erase/Program Suspend/Resume
- Low Power Consumption
 - 8uA typical Standby current
 - 0.15uA typical power down current
- Advanced security Features
 - 3*1024 Byte Security Registers With OTP Lock
 - 64-Bit Unique Serial Number for each device
- Space Efficient Packaging:
 - 8-pin SOIC 208/150 mil
 - 8-pad WSON 6X5 mm
 - 8-pad WSON 4X3 mm
 - 8-pad USON8 2X3 mm
 - 8-pin TSSOP
 - 8-ball WLCSP
 - Contact Giantec for KGD and other



2. Genera Description

GT25Q32A-U is 32Mb bits Serial NOR Flash, The array is organized into 16,384 programmable pages of 256-bytes each. Up to 256 bytes can be programmed at a time. Pages can be erased in groups of 4 (1Kb sector erase), groups of 16 (4KB Sector erase), groups of 128 (32KB block erase), groups of 256 (64KB block erase) or the entire chip (chip erase), The device operates on a single 1.65V to 3.6V power supply with current consumption as low as 1uA Standby current and 0.1µA for power-down. All devices are offered in space-saving packages.

The GT25Q32A-U supports the standard Serial Peripheral Interface (SPI), and a high performance Dual/Quad output as well as Dual/Quad I/O SPI: Serial Clock, Chip Select, Serial Data I/O0 (DI), I/O1 (DO), I/O2 (/WP), and I/O3 (/HOLD). SPI clock frequencies of up to 120MHz are supported allowing equivalent clock rates of 240MHz (120MHz x 2) for Dual I/O and 480MHz (120MHz x 4) for Quad I/O when using the Fast Read Dual/Quad I/O instructions.

A Hold pin, Write Protect pin and programmable write protection, with top, bottom or complement array control, provide further control flexibility. Additionally, the device supports JEDEC standard manufacturer and device identification with a 64-bit Unique ID. GT25Q32A-U features a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus while it is in single I/O mode. The three bus signals are a clock input (CLK), a serial data input (DI), and a serial data output (DO). Serial access to the device is enabled by CS# input.



3.Package Types:

GT25Q32A-U is offered in an 8-pin plastic 208mil/150-mil width SOIC (package code W/G),an 8-pad WSON 6X5-mm (package code WS) ,an 8-pad USON 2x3-mm (package code ED), an 8-pin TSSOP (package code Z) and 8-pad WLCSP as below.Package diagrams and dimensions are illustrated at the end of this datasheet.

3.1 Pin Configuration







3.2 Pin Description

Pin Name	I/O	Function
/CS	I	Chip Select Input
DO(IO1)	I/O	Data Output (Data Input Output 1)*1
/WP(I/O2)	I/O	Write Protect Input (Data Input Output 2)*2
GND		Ground
DI(I/O0)	I/O	Data Input (Data Input Output 0)*1
CLK	I	Serial Clock Input
/HOLD(I/O3)	I/O	Hold Input (Data Input Output 3)*2
VCC		Power Supply

3.3 Chip Select (/CS)

The SPI Chip Select (/CS) pin enables and disables device operation. When /CS is high the device is deselected and the Serial Data Output (DO, or IO0, IO1, IO2, IO3) pins are at high impedance. When deselected, the devices power consumption will be at standby levels unless an internal erase, program or write status register cycle is in progress. When /CS is brought low the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, /CS must transition from high to low before a new instruction will be accepted. The /CS input must track the VCC supply level at power-up (see "Write Protection"). If needed a pull-up resister on /CS can be used to accomplish this.

3.4 Serial Data Input, Output and IOs (DI, DO and IOO, IO1, IO2, IO3)

The GT25Q32A-U supports standard SPI, Dual SPI and Quad SPI operation. Standard SPI instructions use the unidirectional DI (input) pin to serially write instructions, addresses or data to the device on the rising edge of the Serial Clock (CLK) input pin. Standard SPI also uses the unidirectional DO (output) to read data or status from the device on the falling edge of CLK.

Dual and Quad SPI instructions use the bidirectional IO pins to serially write instructions, addresses or data to the device on the rising edge of CLK and read data or status from the device on the falling edge of CLK. Quad SPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

3.5 Write Protect (/WP)

The Write Protect (/WP) pin can be used to prevent the Status Register from being written. Used in conjunction with the Status Register's Block Protect (CMP, SEC, TB, BP2, BP1 and BP0) bits and Status Register Protect (SRP) bits, a portion as small as a 4KB sector or the entire memory array can be hardware protected. The /WP pin is active low. When the QE bit of Status Register-2 is set for Quad I/O,the /WP pin function is not available since this pin is used for IO2.

3.6 HOLD (/HOLD)

The /HOLD pin allows the device to be paused while it is actively selected. When /HOLD is brought low,while /CS is low, the DO pin will be at high impedance and signals on the DI and CLK pins will be ignored (don't care). When /HOLD is brought high, device operation can resume. The /HOLD function can be useful when multiple devices are sharing the same SPI signals. The /HOLD pin is active low. When the QE bit of Status Register-2 is set for Quad I/O, the /HOLD pin function is not available since this pin is used for IO3. See the pin configuration of Quad I/O operation.

3.7 Serial Clock (CLK)

The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See SPI Operations") Notes:

- 1. IO0 and IO1 are used for Standard and Dual SPI instructions
- 2. IO0 IO3 are used for Quad SPI instructions, /WP & /HOLD functions are only available for Standard/Dual SPI.



4. BLOCK DIAGRAM





5.Memory Architecture Diagram (32Mb)

64KB Block	32KB Block	4KB Block	Block Address Range	256Byte Page	Page Address Range
		4KB	3FFFFFh – 3FF000h	256 Bytes	3FFFFFh – 3FFF00h
		4KB	3FEFFFh – 3FE000h	256 Bytes	3FFEFFh – 3FFE00h
		4KB	3FDFFFh – 3FD000h	256 Bytes	3FFDFFh – 3FFD00h
	22/20	4KB	3FCFFFh – 3FC000h	256 Bytes	3FFCFFh – 3FFC00h
	JZND	4KB	3FBFFFh – 3FB000h	256 Bytes	3FFBFFh – 3FFB00h
		4KB	3FAFFFh – 3FA000h	256 Bytes	3FFAFFh – 3FFA00h
		4KB	3F9FFFh – 3F9000h	256 Bytes	3FF9FFh – 3FF900h
64KB		4KB	3F8FFFh – 3F8000h	256 Bytes	3FF8FFh – 3FF800h
		4KB	3F7FFFh – 3F7000h	256 Bytes	3FF7FFh – 3FF700h
		4KB	3F6FFFh – 3F6000h	256 Bytes	3FF6FFh – 3FF600h
		4KB	3F5FFFh – 3F5000h	256 Bytes	3FF5FFh – 3FF500h
	32KB	4KB	3F4FFFh – 3F4000h	256 Bytes	3FF4FFh – 3FF400h
	5210	4KB	3F3FFFh – 3F3000h	256 Bytes	3FF3FFh – 3FF300h
		4KB	3F2FFFh – 3F2000h	256 Bytes	3FF2FFh – 3FF200h
		4KB	3F1FFFh – 3F1000h	256 Bytes	3FF1FFh – 3FF100h
			3F0FFFh – 3F0000h	256 Bytes	3FF0FFh – 3FF000h
				-	
		4KB	00FFFFh – 00F000h	256 Bytes	000FFFh – 000F00h
		4KB	00EFFFh – 00E000h	256 Bytes	000EFFh – 000E00h
		4KB	00DFFFh – 00D000h	256 Bytes	000DFFh – 000D00h
	32KB	4KB	00CFFFh – 00C000h	256 Bytes	000CFFh – 000C00h
		4KB	00BFFFh – 00B000h	256 Bytes	000BFFh – 000B00h
		4KB	00AFFFh – 00A000h	256 Bytes	000AFFh – 000A00h
		4KB	009FFFh – 009000h	256 Bytes	0009FFh – 000900h
64KB		4KB	008FFFh – 008000h	256 Bytes	0008FFh – 000800h
0		4KB	007FFFh – 007000h	256 Bytes	0007FFh – 000700h
		4KB	006FFFh – 006000h	256 Bytes	0006FFh – 000600h
		4KB	005FFFh – 005000h	256 Bytes	0005FFh – 000500h
	32KB	4KB	004FFFh – 004000h	256 Bytes	0004FFh – 000400h
		4KB	003FFFh – 003000h	256 Bytes	0003FFh – 000300h
		4KB	002FFFh – 002000h	256 Bytes	0002FFh – 000200h
		4KB	001FFFh – 001000h	256 Bytes	0001FFh – 000100h
		4KB	000FFFh – 000000h	256 Bytes	0000FFh – 000000h



6. ELECTRICAL CHARACTERISTICS

6.1 Absolute Maximum Ratings⁽¹⁾

PARAMETERS	SYMBOL	CONDITIONS	RANGE	UNIT
Supply Voltage	VCC		-0.6 to VCC+0.6V	V
Voltage Applied to Any Pin	Vю	Relative to Ground	-0.6 to VCC+0.4V	V
Transient Voltage on any Pin	Vют	<20nS Transient Relative to Ground	-2.0V to VCC+2.0V	V
Storage Temperature	Тѕтс		–65 to +150 °C	°C
	Ta		–40 to +85 °C	°C
Ambient Operating Temperature	Ta		–40 to +105 °C	°C
	Ta		–40 to +125 °C	°C
Electrostatic Discharge Voltage	VESD	Human Body Model ⁽²⁾	-6500 to +6500 V	V

Notes:

1. This device has been designed and tested for the specified operation ranges. Proper operation outside of these levels is not guaranteed. Exposure to absolute maximum ratings may affect device reliability. Exposure beyond absolute maximum ratings may cause permanent damage.

2. JEDEC Std JESD22-A114A (C1=100pF, R1=1500 ohms, R2=500 ohms).

6.2 Power-up Timing and Write Inhibit Threshold



Power-up Timing and Voltage Levels

	SVMP OI	sp		
PARAMETERS	STMBUL	Min	Мах	UNIT
VCC (min) to /CS Low	tvsL(1)	500		μs
Time Delay Before Write Instruction	tpuw(1)	5		ms
Write Inhibit Threshold Voltage	VWI(1)	1.2	1.4	V



6.3 Power Up/Down and Voltage Drop



Power down-up Timing

Symbol	Parameter	min	max	unit
Vpwd	VCC voltage needed to below VPWD for ensuring initialization will occur		0.8	V
tpwd	The minimum duration for ensuring initialization will occur	300		us
t∨R	VCC Rise Time	1	500000	us/V



6.4 DC Electrical Characteristics (85) :

(Ta= -40℃~85℃, VCC=1.65~3.6V)

Symbol Doranotor		Conditions	1.65 to 2.3V			2.3to 3.6V			Unit
Symbol	Falanelei		Min.	Тур.	Max.	Min.	Тур.	Max.	
ISB	Standby Current	CS#=Vcc, all other inputs at 0V or Vcc		8	35		8.0	35	μA
IDBD	Deep power down current	CS#=Vcc, all other inputs at 0V or Vcc		0.15	2		0.55	3	μA
		Fr=1MHz DO=Open		0.6	3		1.3	5	mA
1001	Current	Fr=33MHz DO=Open		1.4	3		3	6	mA
1001	Read Data	Fr=50MHz DO=Open		2.8	5		6	10	mA
		Fr=120MHz DO=Open		3.5	10		7.8	15	mA
ICC2	Program current	CS#=Vcc		2	4		2.5	5	mA
ICC3	Erase Current 1K	CS#=Vcc		1.3	4		2	6	
ICC4	Erase Current 4K	CS#=Vcc		1.3	4		2	7	mA
ICC5	Erase Current 32K	CS#=Vcc		1.3	4		2	8	mA
ICC6	Erase Current 64K	CS#=Vcc		1.3	4.5		2	8	mA
ICC7	Erase Current Chip	CS#=Vcc		1.3	5		3	10	mA
ILI	Input Leakage Current			0.2	0.5		0.2	0.5	μA
ILO	Output Leakage Current			0.2	0.5		0.2	0.5	μA
VIL	Input Low Voltage		-0.5		0.3VCC	-0.5		0.3VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	0.7VCC		VCC+0.4	V
VOL	Output Low Voltage	IOL=100µA			0.2			0.2	V
VOH	Output High Voltage	IOH=-100µA	VCC-0.2			VCC-0.2			V

Note:

Typical values measured at 1.8V @ 25°C for the 1.65V to 2.3V range, 3.0V @ 25°C for the 2.3V to 3.6V range, Not 100% tested.



6.5 DC Electrical Characteristics (105) :

(Ta= ·	-40℃~105℃,	VCC=1.65~3	3.6V)						
Ormahal Damastan		Conditions 1.65 to 2.3V				V	Unit		
Symbol	Paraneter		Min.	Тур.	Max.	Min.	Тур.	Max.	
ISB	Standby Current	CS#=Vcc, all other inputs at 0V or Vcc		8	140		8.0	80	μA
IDBD	Deep power down current	CS#=Vcc, all other inputs at 0V or Vcc		0.15	7		0.55	8	μA
		Fr=1MHz DO=Open		0.6	3.5		1.3	6	mA
	Current	Fr=33MHz DO=Open		1.4	3.5		3	8	mA
	Read Data	Fr=50MHz DO=Open		2.8	6		6	12	mA
		Fr=120MHz DO=Open		3.5	12		7.8	18	mA
ICC2	Program current	CS#=Vcc		2	4		2.5	5	mA
ICC3	Erase Current 1K	CS#=Vcc		1.3	4		2	6	
ICC4	Erase Current 4K	CS#=Vcc		1.3	4		2	7	mA
ICC5	Erase Current 32K	CS#=Vcc		1.3	4		2	8	mA
ICC6	Erase Current 64K	CS#=Vcc		1.3	4.5		2	8	mA
ICC7	Erase Current Chip	CS#=Vcc		1.3	5		3	10	mA
ILI	Input Leakage Current			0.2	0.5		0.2	0.5	μA
ILO	Output Leakage Current			0.2	0.5		0.2	0.5	μA
VIL	Input Low Voltage		-0.5		0.3VCC	-0.5		0.3VCC	v
VIH	Input High Voltage		0.7VCC		VCC+0.4	0.7VCC		VCC+0.4	V
VOL	Output Low Voltage	IOL=100µA			0.2			0.2	V
VOH	Output High Voltage	IOH=-100µA	VCC-0.2			VCC-0.2			v

Note:

Typical values measured at 1.8V @ 25°C for the 1.65V to 2.3V range, 3.0V @ 25°C for the 2.3V to 3.6V range, Not 100% tested.



6.6 DC Electrical Characteristics (125) :

(Ta= ·	-40°C∼125°C,	VCC=1.65~3	3.6V)						
0	Dente	Conditions	Conditions 1.65 to 2.3V				V	Unit	
Symbol	Paraneter		Min.	Тур.	Max.	Min.	Тур.	Max.	
ISB	Standby Current	CS#=Vcc, all other inputs at 0V or Vcc		8	160		8.0	100	μA
IDBD	Deep power down current	CS#=Vcc, all other inputs at 0V or Vcc		0.15	8		0.55	10	μA
		Fr=1MHz DO=Open		0.6	3.5		1.3	6	mA
ICC1 Current	Fr=33MHz DO=Open		1.4	3.5		3	8	mA	
	Read Data	Fr=50MHz DO=Open		2.8	6		6	12	mA
		Fr=120MHz DO=Open		3.5	12		7.8	18	mA
ICC2	Program current	CS#=Vcc		2	4		2.5	5	mA
ICC3	Erase Current 1K	CS#=Vcc		1.3	4		2	6	
ICC4	Erase Current 4K	CS#=Vcc		1.3	4		2	7	mA
ICC5	Erase Current 32K	CS#=Vcc		1.3	4		2	8	mA
ICC6	Erase Current 64K	CS#=Vcc		1.3	4.5		2	8	mA
ICC7	Erase Current Chip	CS#=Vcc		1.3	5		3	10	mA
ILI	Input Leakage Current			0.2	0.5		0.2	0.5	μA
ILO	Output Leakage Current			0.2	0.5		0.2	0.5	μA
VIL	Input Low Voltage		-0.5		0.3VCC	-0.5		0.3VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	0.7VCC		VCC+0.4	V
VOL	Output Low Voltage	IOL=100µA			0.2			0.2	V
VOH	Output High Voltage	IOH=-100µA	VCC-0.2			VCC-0.2			v

Note:

Typical values measured at 1.8V @ 25°C for the 1.65V to 2.3V range, 3.0V @ 25°C for the 2.3V to 3.6V range, Not 100% tested.



6.7 AC Measurement Conditions

		SI		
PARAWETER	STMBUL	MIN	MAX	UNIT
Load Capacitance	CL		pF	
Input Rise and Fall Times	TR,TF		5	ns
Input Pulse Voltages	VIN	0.1 VCC to 0.9 VCC		V
Input Timing Reference Voltages	IN	0.3 VCC	V	
Output Timing Reference Voltages	OUT	0.5 VCC	V	



6.8 AC Characteristics (85)

(Ta= -40°℃~85°℃, VCC=1.65~3.6V)

Questo al	Description		Unit		
Symbol	Description	Min.	Тур.	Max.	
	Clock frequency for all instructions vdd from 1.65-2.3V	D.C.		70	MHz
fR	Clock frequency for all instructions vdd from 2.3-2.7V	D.C.		104	MHz
	Clock frequency for all instructions vdd from 2.7-3.6V	D.C.		120	MHz
tCH(1)	Clock High Time	45% (1/Fc)			ns
tCL(1)	Clock Low Time	45% (1/Fc)			ns
tCLCH(4)	Clock Rise Time peak to peak	0.1			V/ns
tCHCL(4)	Clock Fall Time peak to peak	0.1			V/ns
tSLCH	CS# Active Setup Time (relative to CLK)	7			ns
tCHSL	CS# Not Active Hold Time (relative to CLK)	5			ns
tDVCH	Data In Setup Time	2			ns
tCHDX	Data In Hold Time	3			ns
tCHSH	CS# Active Hold Time (relative to CLK)	5			ns
tSHCH	CS# Not Active Setup Time (relative to CLK)	5			ns



Querrahal	Description	1	Unit		
Symbol	Description	Min.	Тур.	Max.	Unit
	CS# Deselect Time From Read to next Read	15			ns
tSHSL	CS# Deselect Time From Erase,Program to Read Status Register	30			ns
tSHQZ(4)	Output Disable Time			6	ns
	Clock Low to Output Valid (VCC=2.7v~3.6v, $SR3=00h$)			7	ns
tCLOV	Clock Low to Output Valid (VCC=2.7v~3.6v, $SR3=60h$)			8.5	ns
ICLQV	Clock Low to Output Valid (VCC=1.65v~2.7v, $SR3=00h$)			12	ns
	Clock Low to Output Valid (VCC=1.65v~2.7v, $SR3=60h$)			16	ns
tCLQX	Output Hold Time	0			ns
tHLCH	HOLD# Active Setup Time (relative to CLK)	5			ns
tCHHH	HOLD# Active Hold Time (relative to CLK)	5			ns
tHHCH	HOLD# Not Active Setup Time (relative to CLK)	5			ns
tCHHL	HOLD# Not Active Hold Time (relative to CLK)	5			ns
tHHQX	HOLD# to Output Low-Z			6	ns
tHLQZ	HOLD# to Output High-Z			6	ns
tWHSL(3)	Write Protect Setup Time	20			ns
tSHWL(3)	Write Protect Hold Time	100			ns
tDP	CS# High to Deep Power-down Mode			3	us
tRES1	CS# High To Standby Mode Without ID Read			20	us
tRES2	CS# High To Standby Mode With ID Read			20	us
tSUS	CS# High to next Instruction after Suspend			20	μs
tRST	CS# High to next Instruction after reset (except chip erase 60/C7h)			30	μs
	CS# High to Chip erase after reset			150	us
tW	Write Status Register Cycle Time		3	5	ms
tBP	Byte Program Time (First Byte)		90	150	μs
tPP	Page Program Time		0.7	1.5	ms
tSE	Sector erase time		2.6	8	ms
tBE1	Block erase time for 32K bytes		2.6	8	ms
tBE2	Block erase time for 64K bytes		2.6	8	ms
tCE	Chip erase time		5.6	16	ms

Note:

1. tCH + tCL must be greater than or equal to 1/ Frequency.

2. Typical values given for TA=25°C. Not 100% tested.

3. Only applicable as a constraint for a WRSR instruction.

4. The value guaranteed by characterization, not 100% tested in production.



6.9 AC Characteristics (105)

(Ta= -40℃~105℃, VCC=1.65~3.6V)

Symphol	Deparintien		1.65V~3.6V			
Symbol	Description	Min.	Тур.	Max.		
	Clock frequency for all instructions vdd from 1.65-2.3V	D.C.		70	MHz	
fR	Clock frequency for all instructions vdd from 2.3-2.7V	D.C.		104	MHz	
	Clock frequency for all instructions vdd from 2.7-3.6V	D.C.		120	MHz	
tCH(1)	Clock High Time	45% (1/Fc)			ns	
tCL(1)	Clock Low Time	45% (1/Fc)			ns	
tCLCH(4)	Clock Rise Time peak to peak	0.1			V/ns	
tCHCL(4)	Clock Fall Time peak to peak	0.1			V/ns	
tSLCH	CS# Active Setup Time (relative to CLK)	7			ns	
tCHSL	CS# Not Active Hold Time (relative to CLK)	5			ns	
tDVCH	Data In Setup Time	2			ns	
tCHDX	Data In Hold Time	3			ns	
tCHSH	CS# Active Hold Time (relative to CLK)	5			ns	
tSHCH	CS# Not Active Setup Time (relative to CLK)	5			ns	
	CS# Deselect Time From Read to next Read	15			ns	
tSHSL	CS# Deselect Time From Erase,Program to Read Status Register	30			ns	
tSHQZ(4)	Output Disable Time			6		
	Clock Low to Output Valid (VCC=2.7v~3.6v, SR3=00h)			7	ns	
	Clock Low to Output Valid (VCC=2.7v~3.6v, SR3=60h)			8.5	ns	
ICLQV	Clock Low to Output Valid (VCC=1.65v~2.7v, SR3=00h)			12	ns	
	Clock Low to Output Valid (VCC=1.65v~2.7v, SR3=60h)			16	ns	
tCLQX	Output Hold Time	0			ns	
tHLCH	HOLD# Active Setup Time (relative to CLK)	5			ns	
tCHHH	HOLD# Active Hold Time (relative to CLK)	5			ns	
tHHCH	HOLD# Not Active Setup Time (relative to CLK)	5			ns	
tCHHL	HOLD# Not Active Hold Time (relative to CLK)	5			ns	
tHHQX	HOLD# to Output Low-Z			6	ns	
tHLQZ	HOLD# to Output High-Z			6	ns	
tWHSL(3)	Write Protect Setup Time	20			ns	
tSHWL(3)	Write Protect Hold Time	100			ns	
tDP	CS# High to Deep Power-down Mode			3	us	
tRES1	CS# High To Standby Mode Without ID Read			20	us	



		1	1.114		
Symbol	Description	Min.	Тур.	Max.	Unit
tRES2	CS# High To Standby Mode With ID Read			20	us
tSUS	CS# High to next Instruction after Suspend			20	μs
tRST	CS# High to next Instruction after reset (except chip erase 60/C7h)			30	μs
	CS# High to Chip erase after reset			150	us
tW	Write Status Register Cycle Time		3	5	ms
tBP	Byte Program Time (First Byte)		90	150	μs
tPP	Page Program Time		0.7	1.5	ms
tSE	Sector erase time		2.6	8	ms
tBE1	Block erase time for 32K bytes		2.6	8	ms
tBE2	Block erase time for 64K bytes		2.6	8	ms
tCE	Chip erase time		5.6	16	ms

Note:

- 1. tCH + tCL must be greater than or equal to 1/ Frequency.
- 2. Typical values given for TA=25°C. Not 100% tested.
- 3. Only applicable as a constraint for a WRSR instruction.
- 4. The value guaranteed by characterization, not 100% tested in production.

6.10 AC Characteristics (125)

(Ta= -40°C~125°C, VCC=1.65~3.6V)

Current el	Description		Unit		
Symbol	Description	Min.	Тур.	Max.	
	Clock frequency for all instructions vdd from 1.65-2.3V	D.C.		70	MHz
fR	Clock frequency for all instructions vdd from 2.3-2.7V	D.C.		104	MHz
	Clock frequency for all instructions vdd from 2.7-3.6V	D.C.		120	MHz
tCH(1)	Clock High Time	45% (1/Fc)			ns
tCL(1)	Clock Low Time	45% (1/Fc)			ns
tCLCH(4)	Clock Rise Time peak to peak	0.1			V/ns
tCHCL(4)	Clock Fall Time peak to peak	0.1			V/ns
tSLCH	CS# Active Setup Time (relative to CLK)	7			ns
tCHSL	CS# Not Active Hold Time (relative to CLK)	5			ns
tDVCH	Data In Setup Time	2			ns
tCHDX	Data In Hold Time	3			ns
tCHSH	CS# Active Hold Time (relative to CLK)	5			ns
tSHCH	CS# Not Active Setup Time (relative to CLK)	5			ns





Current of	Description	1	1.65V to 3.6V				
Symbol	Description	Min.	Тур.	Max.	Unit		
	CS# Deselect Time From Read to next Read	15			ns		
tSHSL	CS# Deselect Time From Erase,Program to Read Status Register	30			ns		
tSHQZ(4)	Output Disable Time			6			
	Clock Low to Output Valid (VCC=2.7v~3.6v, $SR3=00h$)			7	ns		
	Clock Low to Output Valid (VCC=2.7v~3.6v, SR3=60h)			8.5	ns		
ICLQV	Clock Low to Output Valid (VCC=1.65v~2.7v, SR3=00h)			12	ns		
	Clock Low to Output Valid (VCC=1.65v~2.7v, SR3=60h)			16	ns		
tCLQX	Output Hold Time	0			ns		
tHLCH	HOLD# Active Setup Time (relative to CLK)	5			ns		
tCHHH	HOLD# Active Hold Time (relative to CLK)	5			ns		
tHHCH	HOLD# Not Active Setup Time (relative to CLK)	5			ns		
tCHHL	HOLD# Not Active Hold Time (relative to CLK)	5			ns		
tHHQX	HOLD# to Output Low-Z			6	ns		
tHLQZ	HOLD# to Output High-Z			6	ns		
tWHSL(3)	Write Protect Setup Time	20			ns		
tSHWL(3)	Write Protect Hold Time	100			ns		
tDP	CS# High to Deep Power-down Mode			3	us		
tRES1	CS# High To Standby Mode Without ID Read			20	us		
tRES2	CS# High To Standby Mode With ID Read			20	us		
tSUS	CS# High to next Instruction after Suspend			20	μs		
tRST	CS# High to next Instruction after reset (except chip erase 60/C7h)			30	μs		
	CS# High to Chip erase after reset			150	us		
tW	Write Status Register Cycle Time		3	5	ms		
tBP	Byte Program Time (First Byte)		90	150	μs		
tPP	Page Program Time		0.7	1.5	ms		
tSE	Sector erase time		2.6	8	ms		
tBE1	Block erase time for 32K bytes		2.6	8	ms		
tBE2	Block erase time for 64K bytes		2.6	8	ms		
tCE	Chip erase time		5.6	16	ms		

Note:

1. tCH + tCL must be greater than or equal to 1/ Frequency.

2. Typical values given for TA=25°C. Not 100% tested.

3. Only applicable as a constraint for a WRSR instruction.

4. The value guaranteed by characterization, not 100% tested in production.



6.11 Serial Output Timing



6.12 Serial Input Timing



6.13 /HOLD Timing



6.14 /WP Timing





7 FUNCTIONAL DESCRIPTION

7.1 Standard SPI Instructions

The GT25Q32A-U is accessed through an SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (/CS), Serial Data Input (DI) and Serial Data Output (DO). Standard SPI instructions use the DI input pin to serially write instructions, addresses or data to the device on the rising edge of CLK. The DO output pin is used to read data or status from the device on the falling edge CLK.

SPI bus operation Mode 0 (0,0) and 3 (1,1) are supported. The primary difference between Mode 0 and Mode 3 concerns the normal state of the CLK signal when the SPI bus master is in standby and data is not being transferred to the Serial Flash. For Mode 0, the CLK signal is normally low on the falling and rising edges of /CS. For Mode 3, the CLK signal is normally high on the falling and rising edges of /CS.

7.2 Dual SPI Instructions

The GT25Q32A-U supports Dual SPI operation when using the "Fast Read Dual Output (3Bh)" and "Fast Read Dual I/O (BBh)" instructions. These instructions allow data to be transferred to or from the device at two to three times the rate of ordinary Serial Flash devices. The Dual SPI Read instructions are ideal for quickly downloading code to RAM upon power-up (code-shadowing) or for executing non-speed-critical code directly from the SPI bus (XIP). When using Dual SPI instructions, the DI and DO pins become bidirectional I/O pins: IO0 and IO1.

7.3 Quad SPI Instructions

The GT25Q32A-U supports Quad SPI operation when using the "Fast Read Quad Output (6Bh)", and "Fast Read Quad I/O (EBh)" instructions. These instructions allow data to be transferred to or from the device six to eight times the rate of ordinary Serial Flash. The Quad Read instructions offer a significant improvement in continuous and random access transfer rates allowing fast code-shadowing to RAM or execution directly from the SPI bus (XIP). When using Quad SPI instructions the DI and DO pins become bidirectional IO0 and IO1, and the /WP and /HOLD pins become IO2 and IO3 respectively. Quad SPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set.

7.4 Hold Function

For Standard SPI and Dual SPI operations, the /HOLD signal allows the GT25Q32A-U operation to be paused while it is actively selected (when /CS is low). The /HOLD function may be useful in cases where the SPI data and clock signals are shared with other devices. For example, consider if the page buffer was only partially written when a priority interrupt requires use of the SPI bus. In this case the /HOLD function can save the state of the instruction and the data in the buffer so programming can resume where it left off once the bus is available again. The /HOLD function is only available for standard SPI and Dual SPI operation, not during Quad SPI. The Quad Enable Bit QE in Status Register-2 is used to determine if the pin is used as /HOLD pin or data I/O pin. When QE=0 (factory default), the pin is /HOLD, when QE=1, the pin will become an I/O pin, /HOLD function is no longer available.

To initiate a /HOLD condition, the device must be selected with /CS low. A /HOLD condition will activate on the falling edge of the /HOLD signal if the CLK signal is already low. If the CLK is not already low the /HOLD condition will activate after the next falling edge of CLK. The /HOLD condition will terminate on the rising edge of the /HOLD signal if the CLK signal is already low. If the CLK is not already low the /HOLD condition will terminate on the rising edge of the /HOLD signal if the CLK signal is already low. If the CLK is not already low the /HOLD condition will terminate after the next falling edge of CLK. During a /HOLD condition, the Serial Data Output (DO) is high impedance, and Serial Data Input (DI) and Serial Clock (CLK) are ignored. The Chip Select (/CS) signal should be kept active low for the full duration of the /HOLD operation to avoid resetting the internal logic state of the device.



7.5 WRITE PROTECTION

Applications that use non-volatile memory must take into consideration the possibility of noise and other adverse system conditions that may compromise data integrity. To address this concern, the GT25Q32A-U provides several means to protect the data from inadvertent writes.

7.6 Write Protect Features

- Device resets when VCC is below threshold
- Time delay write disable after Power-up
- Write enable/disable instructions and automatic write disable after erase or program
- Software and Hardware (/WP pin) write protection using Status Register
- Write Protection using Power-down instruction
- Lock Down write protection until next power-up
- One Time Program (OTP) write protection*
 - * Note: This feature is available upon special order. Please contact Giantec for details.

Upon power-up or at power-down, the GT25Q32A-U will maintain a reset condition while VCC is below the threshold value of VWI, (See Power-up Timing and Voltage Levels). While reset, all operations are disabled and no instructions are recognized. During power-up and after the VCC voltage exceeds VWI, all program and erase related instructions are further disabled for a time delay of tPUW. This includes the Write Enable, Page Program, Sector Erase, Block Erase, Chip Erase and the Write Status Register instructions. Note that the chip select pin (/CS) must track the VCC supply level at power-up until the VCC-min level and tVSL time delay is reached. If needed a pull-up resister on /CS can be used to accomplish this.

After power-up the device is automatically placed in a write-disabled state with the Status Register Write Enable Latch (WEL) set to a 0. A Write Enable instruction must be issued before a Page Program, Sector Erase, Block Erase, Chip Erase or Write Status Register instruction will be accepted. After completing a program, erase or write instruction the Write Enable Latch (WEL) is automatically cleared to a write-disabled state of 0.

Software controlled write protection is facilitated using the Write Status Register instruction and setting the Status Register Protect (SRP, SRP1) and Block Protect (CMP, SEC,TB, BP2, BP1 and BP0) bits. These settings allow a portion as small as 4KB sector or the entire memory array to be configured as read only. Used in conjunction with the Write Protect (/WP) pin, changes to the Status Register can be enabled or disabled under hardware control. See Status Register section for further information. Additionally, the Power-down instruction offers an extra level of write protection as all instructions are ignored except for the Release Power-down instruction.

8 STATUS REGISTERS AND INSTRUCTIONS

The Read Status Register-1 and Status Register-2 instructions can be used to provide status on the availability of the Flash memory array, if the device is write enabled or disabled, the state of write protection, Quad SPI setting, Security Register lock status and Erase/Program Suspend status. The Write Status Register instruction can be used to configure the device write protection features, Quad SPI setting and Security Register OTP lock. Write access to the Status Register is controlled by the state of the non-volatile Status Register Protect bits (SRP, SRP1), the Write Enable instruction, and during Standard/Dual SPI operations, the /WP pin.



8.1 STATUS REGISTER 1



Status Register-1

8.1.1 BUSY Status (BUSY)

BUSY is a read only bit in the status register (S0) that is set to a 1 state when the device is executing a Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register or Erase/Program Security Register instruction. During this time the device will ignore further instructions except for the Read Status Register and Erase/Program Suspend instruction (see tW, tPP, tSE, tBE, and tCE in AC Characteristics),and each Read Staus Register must pull down and up CS#. When the program, erase or write status/security register instruction has completed, the BUSY bit will be cleared to a 0 state indicating the device is ready for further instructions.

8.1.2 Write Enable Latch Status (WEL)

Write Enable Latch (WEL) is a read only bit in the status register (S1) that is set to 1 after executing a Write Enable Instruction. The WEL status bit is cleared to 0 when the device is write disabled. A write disable state occurs upon power-up or after any of the following instructions: Write Disable, Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Erase Security Register and Program Security Register.

8.1.3 Block Protect Bits (BP2, BP1, BP0)

The Block Protect Bits (BP2, BP1, BP0) are non-volatile read/write bits in the status register (S4, S3, and S2) that provide Write Protection control and status. Block Protect bits can be set using the Write Status Register Instruction (see tW in AC characteristics). All, none or a portion of the memory array can be protected from Program and Erase instructions (see Status Register Memory Protection table). The factory default setting for the Block Protection Bits is 0, none of the array protected.

8.1.4 Top/Bottom Block Protect (TB)

The non-volatile Top/Bottom bit (TB) controls if the Block Protect Bits (BP2, BP1, BP0) protect from the Top (TB=0) or the Bottom (TB=1) of the array as shown in the Status Register Memory Protection table. The factory default setting is TB=0. The TB bit can be set with the Write Status Register Instruction depending on the state of the SRP and WEL bits.

8.1.5 Sector/Block Protect (SEC)

The non-volatile Sector/Block Protect bit (SEC) controls if the Block Protect Bits (BP2, BP1, BP0) protect either 4KB Sectors (SEC=1) or 64KB Blocks (SEC=0) in the Top (TB=0) or the Bottom (TB=1) of the array as shown in the Status Register Memory Protection table. The default setting is SEC=0.



8.1.7 Status Register Protect (SRP0)

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP1	SRP0	/WP	Status Protection	Description
0	0	х	Software Protection	/WP pin has no control. The Status register can be written to after a Write Enable instruction, WEL=1. [Factory Default]
0	1	0	Hardware Protected	When /WP pin is low the Status Register can not be written to.
0	1	1	Hardware Unprotected	When /WP pin is high the Status register can be written to after a Write Enable instruction, WEL=1.

8.2 STATUS REGISTER 2



Status Register-2

8.2.1 Erase/Program Suspend Status (SUS)

The Suspend Status bit is a read only bit in the status register (S15) that is set to 1 after executing a Erase/Program Suspend (75H or B0H) instruction. The SUS status bit is cleared to 0 by Erase/Program Resume (7AH or 30H) instruction as well as a power-down, power-up cycle.

8.2.2 Complement Protect (CMP)

The Complement Protect bit (CMP) is a volatile/non-volatile read/write bit in the status register (S14). It is used in conjunction with SEC, TB, BP2, BP1 and BP0 bits to provide more flexibility for the array protection. Once CMP is set to 1, previous array protection set by SEC, TB, BP2, BP1 and BP0 will be reversed. For instance, when CMP=0, a top 4KB sector can be protected while the rest of the array is not; when CMP=1, the top 4KB sector will become unprotected while the rest of the array become read-only. Please refer to the Status Register Memory Protection table for details. The default setting is CMP=0.



8.2.3 Security Register Lock Bits (LB1:LB2:LB3)

The Security Register Lock Bits (LB1:LB2:LB3) are non-volatile One Time Program (OTP) bits in Status Register-2(S2) that provide the write protect control and status to the Security Registers. The default state of LB is 0, Security Registers are unlocked. LB can be set to 1 individually using the Write Status Register instruction. LB are One Time Programmable (OTP), once it's set to 1, the corresponding 3x1024-Byte Security Register will become read-only permanently.

8.2.4 Quad Enable (QE)

The Quad Enable (QE) bit is a volatile/non-volatile read/write bit in the status register (S9) that allows Quad SPI operation. When the QE bit is set to a 0 state (factory default), the /WP pin and /HOLD are enabled. When the QE bit is set to a 1, the Quad IO2 and IO3 pins are enabled, and /WP and /HOLD functions are disabled.

WARNING: If the /WP or /HOLD pins are tied directly to the power supply or ground during standard SPI or Dual SPI operation, the QE bit should never be set to a 1.

8.2.5 Lock Down and OTP (SRP1)

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP1	SRP0	Status Protection	Description
1	0	Lock-Down(1) (temporary/Volatile)	Status Register is locked by standard status register write command and can not be written to again until the next power-down, power-up cycle.
1	1	One Time Program(2) (Permanently/Non-Volatile)	Status Register is permanently locked by special command flow*and can not be written to.

Note:

1. When SRP1=1, a power-down, power-up cycle will change SRP1=0 state.

2. Special One Time Protection feature is available upon special order; please contact Giantec for details

8.3 STATUS REGISTER 3



Status Register-3



8.3.1 Write Protect Selection (WPS) – Volatile/Non-Volatile Writable

The WPS bit is used to select which Write Protect scheme should be used. When WPS=0, the device will use the combination of CMP, SEC, TB, BP[2:0] bits to protect a specific area of the memory array. When WPS=1, the device will utilize the Individual Block Locks to protect any individual sector or blocks. The default value for all Individual Block Lock bits is 1 upon device power on or after reset.

8.3.2 Output Driver Strength (DRV1, DRV0) – Volatile/Non-Volatile Writable

The DRV1 & DRV0 bits are used to determine the output driver strength for the Read operations. Users can adjust this output drive strength according to the actual application voltage to achieve the best voltage/communication rate adaptation effect. Please contact Giantec for Giantec Nor flash Application note.

DRV1	DRV0	Driver Strength
0	0	100%
0	1	50%
1	0	25%
1	1	10%

Note:

1. It is recommended to use 100% DRV for 1.8v application, 10% DRV for 3.3v application, and the Default value of S22 and S21 shall be subject to the goods actually received.

8.3.3 Reserved Bits

There are a few reserved Status Register bits that may be read out as a "0" or "1". It is recommended to ignore the values of those bits. During a "Write Status Register" instruction, the Reserved Bits can be written as "0", but there will not be any effects.



8.4 Status Register Memory Protection (CMP = 0)

Table1										
S	TATUS	REGIS	STER(1)	GT25Q32A-U (32M-BIT) MEMORY PROTECTION(2)					
SEC	TB	BP2	BP1	BP0	BLOCK(S)	ADDRESSES	DENSITY	PORTION		
Х	Х	0	0	0	NONE	NONE	NONE	NONE		
0	0	0	0	1	63	3F0000h – 3FFFFFh	64KB	Upper 1/64		
0	0	0	1	0	62 and 63	3E0000h – 3FFFFFh	128KB	Upper 1/32		
0	0	0	1	1	60 and 63	3C0000h – 3FFFFFh	256KB	Upper 1/16		
0	0	1	0	0	56 and 63	380000h – 3FFFFFh	512KB	Upper 1/8		
0	0	1	0	1	48 and 63	300000h – 3FFFFFh	1MB	Upper 1/4		
0	0	1	1	0	32 and 63	200000h – 3FFFFFh	2MB	Upper 1/2		
0	1	0	0	1	0	000000h – 00FFFFh	64KB	Lower 1/64		
0	1	0	1	0	0 and 1	000000h – 01FFFFh	128KB	Lower 1/32		
0	1	0	1	1	0 thru 3	000000h – 03FFFFh	256KB	Lower 1/16		
0	1	1	0	0	0 thru 7	000000h – 07FFFFh	512KB	Lower 1/8		
0	1	1	0	1	0 thru 15	000000h – 0FFFFh	1MB	Lower 1/4		
0	1	1	1	0	0 thru 31	000000h – 1FFFFh	2MB	Lower 1/2		
Х	Х	1	1	1	0 thru 63	000000h – 3FFFFFh	4MB	ALL		
1	0	0	0	1	63	3FF000h – 3FFFFFh	4KB	Upper 1/1024		
1	0	0	1	0	63	3FE000h – 3FFFFFh	8KB	Upper 1/512		
1	0	0	1	1	63	3FC000h – 3FFFFFh	16KB	Upper 1/256		
1	0	1	Х	Х	63	3F8000h – 3FFFFFh	32KB	Upper 1/128		
1	1	0	0	1	0	000000h – 000FFFh	4KB	Lower 1/1024		
1	1	0	1	0	0	000000h – 001FFFh	8KB	Lower 1/512		
1	1	0	1	1	0	000000h - 003FFFh	16KB	Lower 1/256		
1	1	1	0	Х	0	000000h – 007FFFh	32KB	Lower 1/128		

Notes:

1. X = don't care

2. If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored.



8.5 Status Register Memory Protection (CMP = 1)

Table2											
S	TATUS	REGIS	STER(1)	GT25Q32A-U (32M-BIT) MEMORY PROTECTION(2)						
SEC	ΤB	BP2	BP1	BP0	BLOCK(S)	ADDRESSES	DENSITY	PORTION			
Х	Х	0	0	0	0 thru 63	000000h – 3FFFFFh	ALL	ALL			
0	0	0	0	1	0 thru 62	000000h – 3EFFFFh	4032KB	Lower 63/64			
0	0	0	1	0	0 thru 61	000000h – 3DFFFFh	3968KB	Lower 31/32			
0	0	0	1	1	0 thru 59	000000h – 3BFFFFh	3840KB	Lower 15/16			
0	0	1	0	0	0 thru 55	000000h – 37FFFFh	3584KB	Lower 7/8			
0	0	1	0	1	0 thru 47	000000h – 2FFFFh	3MB	Lower 3/4			
0	0	1	1	0	0 thru 31	000000h – 1FFFFh	2MB	Lower 1/2			
0	1	0	0	1	1 thru 63	010000h – 3FFFFFh	4032KB	Upper 63/64			
0	1	0	1	0	2 thru 63	020000h – 3FFFFFh	3968KB	Upper 31/32			
0	1	0	1	1	4 thru 63	040000h – 3FFFFFh	3840KB	Upper 15/16			
0	1	1	0	0	8 thru 63	080000h – 3FFFFFh	3584KB	Upper 7/8			
0	1	1	0	1	16 thru 63	100000h – 3FFFFFh	3MB	Upper 3/4			
0	1	1	1	0	32 thru 63	200000h – 3FFFFFh	2MB	Upper 1/2			
Х	Х	1	1	1	NONE	NONE	NONE	NONE			
1	0	0	0	1	0 thru 63	000000h – 3FEFFFh	4092KB	Lower 1023/1024			
1	0	0	1	0	0 thru 63	000000h – 3FDFFFh	4088KB	Lower 511/512			
1	0	0	1	1	0 thru 63	000000h – 3FBFFFh	4080KB	Lower 255/256			
1	0	1	0	Х	0 thru 63	000000h – 3F7FFFh	4064KB	Lower 127/128			
1	1	0	0	1	0 thru 63	001000h – 3FFFFFh	4092KB	Upper 1023/1024			
1	1	0	1	0	0 thru 63	002000h – 3FFFFh	4088KB	Upper 511/512			
1	1	0	1	1	0 thru 63	004000h – 3FFFFh	4080KB	Upper 255/256			
1	1	1	0	Х	0 thru 63	008000h – 3FFFFFh	4064KB	Upper 127/128			

Notes:

1. X = don't care

2. If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored.



8.6 Individual Block Memory Protection (WPS=1)



Individual Block/Sector Locks

Notes:

2. All individual block/sector lock bits are set to 1 by default after power up, all memory array is protected.

^{1.} Individual Block/Sector protection is only valid when WPS=1.



9 Commands DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of CLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, with most significant bit first on DI, and each bit is latched on the rising edges of CLK.

See below Table, every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. CS# can be driven high after any bit of the data-out sequence is being shifted out.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte6	Byte7	Byte N
Write Enable	06h							
Write Disable	04h							
Volatile SR Write Enable	50h							
Read Status Register1	05h	S7-S0						continuous
Read Status Register2	35h	S15-S8						continuous
Read Status Register3	15h	S23-S16						continuous
Write Status Register1	01H	S7-S0	S15-S8					
Write Status Register2	31H	S15-S8						
Write Status Register3	11H	S23-S16						
Read Data	03h	A23-A16	A15-A8	A7-A0	(D7-D0)	Next byte		continuous
Fast Read	0Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)		continuous
Dual Output Fast Read	3Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽¹⁾		continuous
Dual I/O Fast Read	BBH	A23-A16 ⁽²⁾	A15-A8 ⁽²⁾	A7-A0 ⁽²⁾	M7-M0 ⁽²⁾	(D7-D0) ⁽¹⁾		continuous
Quad Output Fast Read	6BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽³⁾		continuous
Quad I/O Fast Read	EBH	A23-A16 ⁽⁴⁾	A15-A8 ⁽⁴⁾	A7-A0 ⁽⁴⁾	M7-M0 ⁽⁴⁾	dummy ⁽⁵⁾	dummy ⁽⁵⁾	(D7-D0) ⁽³⁾
Page Program	02H	A23-A16	A15-A8	A7-A0	(D7-D0)	Next byte		

9.1 Commands Table



Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte6	Byte7	Byte N
Quad Page Program	32H	A23-A16	A15-A8	A7-A0	(D7-D0) ⁽⁶⁾	Next byte		
Sector Erase(1KB)	82H	A23-A16	A15-A8	A7-A0				
Sector Erase(4KB)	20H	A23-A16	A15-A8	A7-A0				
Block Erase(32KB)	52H	A23-A16	A15-A8	A7-A0				
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0				
Chip Erase	C7/60H							
Enable Reset	66H							
Reset	99H							
Set Burst with Wrap	77H	dummy ⁽⁷⁾	dummy ⁽⁷⁾	dummy ⁽⁷⁾	W6-W4 ⁽⁷⁾			
Program/Erase Suspend	75/B0H							
Program/Erase Resume	7A/30H							
Deep Power-Down	B9H							
Release From Deep Power-Down, And Read Device ID	ABH	dummy	dummy	dummy	(ID7-ID0)			continuous
Manufacturer / Device ID	90H	00h	00h	00h	(MID7-MID0)	(ID7-ID0)		continuous
Manufacturer/ Device ID by Dual I/O	92H	A23-A16 ⁽²⁾	A15-A8 ⁽²⁾	A7-A0 ⁽²⁾ (00h)	M7-M0 ⁽²⁾	(MID7-MID0)	(ID7-ID0) ⁽¹⁾	continuous
Manufacturer/ Device ID by Quad I/O	94H	A23-A16 ⁽⁴⁾	A15-A8 ⁽⁴⁾	A7-A0 ⁽⁴⁾	M7-M0 ⁽⁴⁾	dummy	dummy	(MID7-MID0)
Read Identification	9FH	(MID7-MID0)	(ID15-ID8)	(ID7-ID0)				continuous
Read Unique ID	4Bh	dummy	dummy	dummy	dummy		UID(63-0)	
Read SFDP Register	5AH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	Next byte	continuous
Erase Security Registers	44h	A23-A16	A15-A8	A7-A0				
Program Security Registers	42H	A23-A16	A15-A8	A7-A0	(D7-D0)	Next byte		
Read Security Registers	48H	A23-A16	A15-A8	A7-A0	dummy	D7-D0	Next byte	



Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte6	Byte7	Byte N
Global Block Lock	7Eh							
Global Block Unlock	98h							
Read Block Lock	3Dh	A23-A16	A15-A8	A7-A0	(L7-L0)			
Individual Block Lock	36h	A23-A16	A15-A8	A7-A0				
Individual Block Unlock	39h	A23-A16	A15-A8	A7-A0				

NOTE:

1. Dual Output data IO0 = (D6, D4, D2, D0)IO1 = (D7, D5, D3, D1) 2. Dual Input Address IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0, M6, M4, M2, M0 IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1, M7, M5, M3, M1 3. Quad Output Data IO0 = (D4, D0,) IO1 = (D5, D1,)IO2 = (D6, D2,) IO3 = (D7, D3,....) 4. Quad Input Address IO0 = A20, A16, A12, A8, A4, A0, M4, M0 IO1 = A21, A17, A13, A9, A5, A1, M5, M1 IO2 = A22, A18, A14, A10, A6, A2, M6, M2 IO3 = A23, A19, A15, A11, A7, A3, M7, M3 5. Fast Read Quad I/O Data IO0 = (x, x, x, x, D4, D0,...)IO1 =(x, x, x, x, D5, D1,...) IO2 = (x, x, x, x, D6, D2,...)IO3 =(x, x, x, x, D7, D3,...) 6. Quad Page Program Data IO0 = (D4, D0,) IO1 = (D5, D1,) IO2 = (D6, D2,) IO3 = (D7, D3,....) 7. Dummy bits and Wrap Bits IO0 = (x, x, x, x, x, x, W4, x)IO1 = (x, x, x, x, x, x, W5, x)IO2 = (x, x, x, x, x, x, W6, x) IO3 = (x, x, x, x, x, x, x, x, x)





9.2 Manufacturer and Device Identification

Command	M7-M0	ID15-ID8	ID7-ID0
9FH	C4h	60	16
90H	C4h		15
ABH			15



9.3 Write Enable (WREN) (06h)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR) and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low \rightarrow sending the Write Enable command \rightarrow CS# goes high.



Figure1 Write Enable Sequence Diagram

9.4 Write Disable (WRDI) (04h)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low \rightarrow Sending the Write Disable command \rightarrow CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.



Figure2. Write Disable Sequence Diagram



9.5 Write Enable for Volatile Status Register (50h)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command and any other commands can't be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.



Figure3. Write Enable for Volatile Status Register Sequence Diagram

9.6 Read Status Register (05h/35h/15h)

The Read Status Register instructions allow the 8-bit Status Registers to be read. The instruction is entered by driving /CS low and shifting the instruction code "05h" for Status Register-1 or "35h" for Status Register-2 or "15h" for Status Register-3 into the DI pin on the rising edge of CLK. The status register bits are then shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first as shown in figure 4. The Status Register bits are shown in Status register1/2/3 include the BUSY, WEL, BP2-BP0, TB, SEC, SRP, SRP1, SRL, QE, LB, CMP, SUS , and DRV1/DRV0 bits (see Status Register section earlier in this datasheet).

The Read Status Register instruction may be used at any time, even while a Program, Erase or Write Status Register cycle is in progress. This allows the BUSY status bit to be checked to determine when the cycle is complete and if the device can accept another instruction. The Status Register can be read continuously, as shown in Figure 4. The instruction is completed by driving /CS high.



Figure4. Read Status Register Sequence Diagram


9.7 Write Status Register (WRSR) (01h/31h/11h)

The Write Status Register instruction allows the Status Registers to be written. The writable Status Register bits include: SRP, SEC, TB, BP[2:0] in Status Register-1; CMP, LB, QE, SRP1 in Status Register-2; DRV1 and DRV0 in Status Register-3. All other Status Register bit locations are read-only and will not be affected by the Write Status Register instruction. LB are non-volatile OTP bits, once it is set to 1, it cannot be cleared to 0.

To write non-volatile Status Register bits, a standard Write Enable (06h) instruction must previously have been executed for the device to accept the Write Status Register instruction (Status Register bit WEL must equal 1). Once write enabled, the instruction is entered by driving /CS low, sending the instruction code "01h/31h/11h", and then writing the status register data byte as illustrated in Figure 5a.

To write volatile Status Register bits, a Write Enable for Volatile Status Register (50h) instruction must have been executed prior to the Write Status Register instruction (Status Register bit WEL remains 0). However, SRL and LB cannot be changed from "1" to "0" because of the OTP protection for these bits. Upon power off or the execution of a Software/Hardware Reset, the volatile Status Register bit values will be lost, and the non-volatile Status Register bit values will be restored.

During non-volatile Status Register write operation (06h combined with 01h/31h/11h, after /CS is driven high, the self-timed Write Status Register cycle will commence for a time duration of Tw (See AC Characteristics). While the Write Status Register cycle is in progress, the Read Status Register instruction may still be accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Write Status Register cycle and a 0 when the cycle is finished and ready to accept other instructions again. After the Write Status Register cycle has finished, the Write Enable Latch (WEL) bit in the Status Register will be cleared to 0.

During volatile Status Register write operation (50h combined with 01h/31h/11h), after /CS is driven high, the Status Register bits will be refreshed to the new values within the time period of Tshsl2 (See AC Characteristics). BUSY bit will remain 0 during the Status Register bit refresh period.



Figure5a. Write Status Register Sequence Diagram

The GT25Q32A-Uis also backward compatible to Giantec's previous generations of serial flash memories, in which the Status Register-1&2 can be written using a single "Write Status Register-1 (01h)" command. To complete the Write Status Register-1&2 instruction, the /CS pin must be driven high after the sixteenth bit of data that is clocked in as shown in Figure 9c & 9d. If /CS is driven high after the eighth clock, the Write Status Register-1 (01h) instruction will only program the Status Register-1, the Status Register-2 will not be affected (Previous generations will clear CMP and QE bits).





Figure5b. Write Status Register Sequence Diagram

9.8 Read Data Bytes (READ) (03h)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), and each bit is latched-in on the rising edge of CLK. Then the memory content, at that address, is shifted out on DO, and each bit is shifted out, at a Max frequency Fr, on the falling edge of CLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.



Figure6. Read Data Bytes Sequence Diagram



9.9 Fast Read (0Bh)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) and a dummy byte, and each bit is latched-in on the rising edge of CLK. Then the memory content, at that address, is shifted out on DO, and each bit is shifted out, at a Max frequency Fc, on the falling edge of CLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.



Figure7. Read Data Bytes at Higher Speed Sequence Diagram



9.10 Dual Output Fast Read (3Bh)

The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched in on the rising edge of CLK, then the memory contents are shifted out 2-bit per clock cycle from DI and DO. The command sequence is shown in followed Figure8. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.



Figure8. Dual Output Fast Read Sequence Diagram



9.11 Quad Output Fast Read (6Bh)

The Quad Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched in on the rising edge of CLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The command sequence is shown in followed Figure9. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad Output Fast Read command.



Figure9. Quad Output Fast Read Sequence Diagram



9.12 Dual I/O Fast Read (BBH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3- byte address (A23-0) and a "Continuous Read Mode" byte 2-bit per clock by DI and DO, and each bit is latched in on the rising edge of CLK, then the memory contents are shifted out 2-bit per clock cycle from DI and DO. The command sequence is shown in followed Figure10. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Dual I/O Fast Read with"Continuous Read Mode"

The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in followed Figure10. If the "Continuous Read Mode" bits (M5-4) do not equal (1, 0), the next command requires the command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.



Figure10. Dual I/O Fast Read Sequence Diagram (M5-4≠(1, 0))





Figure10a. Duall/O Fast Read Sequence Diagram (M5-4= (1, 0))



9.13 Quad I/O Fast Read (EBH)

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte and 4-dummy clock 4-bit per clock by IO0, IO1, IO3, IO4, and each bit is latched in on the rising edge of CLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The command sequence is shown in followed Figure11. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command.

Quad I/O Fast Read with"Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in followed Figure 11a. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.



Figure 11. Quad I/O Fast Read Sequence Diagram (M5-4 \neq (1, 0))





Figure11a. Quad I/O Fast Read Sequence Diagram (M5-4= (1, 0))

Quad I/O Fast Read with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77H) command superior to EBH. The "Set Burst with Wrap" (77H) command can either enable or disable the "Wrap Around" feature for the following EBH commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 issued to specify the length of the wrap around section within a page.



9.14 Set Burst with Wrap (77H)

The Set Burst with Wrap command is used in conjunction with "Quad I/O Fast Read" command to access a fixed length of 8/16/32/64-byte section within a 256-byte page, in standard SPI mode.

The Set Burst with Wrap command sequence: CS# goes low \rightarrow Send Set Burst with Wrap command \rightarrow Send 24 dummy bits \rightarrow Send 8 bits "Wrap bits" \rightarrow CS# goes high.

	W4=0		W4=1 (Default)	
vv0,vv5	Wrap Around	Wrap Length	Wrap Around	Wrap Length
0, 0	Yes	8-byte	No	N/A
0, 1	Yes	16-byte	No	N/A
1, 0	Yes	32-byte	No	N/A
1, 1	Yes	64-byte	No	N/A

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following "Quad I/O Fast Read" command will use the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1.



Figure12 Set Burst with Wrap Sequence Diagram



9.15 Page Program (PP) (02H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low \rightarrow sending Page Program command \rightarrow 3-byte address on DI \rightarrow at least 1 byte data on DI \rightarrow CS# goes high. The command sequence is shown in Figure 13. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is tPP) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (BUSY) bit. The Write in Progress (BUSY) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (SEC, TB, BP2, BP1, and BP0) is not executed.



Figure 13 Page Program Sequence Diagram



9.16 Quad Page Program (32H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use Quad Page Program the Quad enable in status register Bit9 must be set (QE=1).A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Quad Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address bytes and at least one data byte on IO pins.

The command sequence is shown in Figure14 If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is tPP) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (BUSY) bit. The Write in Progress (BUSY) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) is not executed.



Figure14 Quad Page Program Sequence Diagram



9.17 Mini Sector Erase (MSE) (82H)

The Mini Sector Erase (MSE) (82H) command is for erasing the all data of the chosen 1KB sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Mini Sector Erase (MSE) command is entered by driving CS# low, followed by the command code, and 3-address byte on DI. Any address inside the sector is a valid address for the Mini Sector Erase (MSE) command. CS# must be driven low for the entire duration of the sequence.

The Mini Sector Erase command sequence: CS# goes low \rightarrow sending Sector Erase command \rightarrow 3-byte address on DI \rightarrow CS# goes high. The command sequence is shown in Figure15. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Mini Sector Erase (MSE) command is not executed. As soon as CS# is driven high, the self-timed Mini Sector Erase cycle (whose duration is t MSE) is initiated. While the Mini Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (BUSY) bit. The Write in Progress (BUSY) bit is 1 during the self-timed Mini Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Mini Sector Erase (MSE) command applied to a sector which is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bit (see Table 1-2) is not executed.



Figure15. Mini Sector Erase Sequence Diagram



9.18 Sector Erase (SE) (20H)

The Sector Erase (SE) command is for erasing the all data of the chosen 4KB sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte on DI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low \rightarrow sending Sector Erase command \rightarrow 3-byte address on DI \rightarrow CS# goes high. The command sequence is shown in Figure16. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is tSE) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (BUSY) bit. The Write in Progress (BUSY) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bit (see Table 1-2) is not executed.



Figure16. Sector Erase Sequence Diagram



9.19 32KB Block Erase (BE) (52H)

The 32KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on DI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low \rightarrow sending 32KB Block Erase command \rightarrow 3-byte address on DI \rightarrow CS# goes high. The command sequence is shown in Figure17. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is tSE) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (BUSY) bit. The Write in Progress (BUSY) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits (see Table 1-26) is not executed.



Figure17. 32KB Block Erase Sequence Diagram



9.20 64KB Block Erase (BE) (D8H)

The 64KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on DI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low \rightarrow sending 32KB Block Erase command \rightarrow 3-byte address on DI \rightarrow CS# goes high. The command sequence is shown in Figure 18. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is tSE) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (BUSY) bit. The Write in Progress (BUSY) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits (see Table 1-2) is not executed.



Figure18. 64KB Block Erase Sequence Diagram



9.21 Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command is for erasing the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit .The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (DI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low \rightarrow sending Chip Erase command \rightarrow CS# goes high. The command sequence is shown in Figure 19. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is tCE) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (BUSY) bit. The Write in Progress (BUSY) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1.



Figure 19. Chip Erase Sequence Diagram



9.22 Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command or software reset command. The Release from Deep Power-Down and Read Device ID (RDI) command releases the device from Deep Power-Down mode, also allows the Device ID of the device to be output on DO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device always in the Standby Mode after Power-Up. The Deep Power-Down command sequence: CS# goes low \rightarrow sending Deep Power-Down command \rightarrow CS# goes high. The command sequence is shown in Figure20. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of tDP before the supply current is reduced to IDPD and the Deep Power-Down Mode is entered. Any Deep Power- Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.



Figure 20. Deep Power-Down Sequence Diagram



9.23 Release from Deep Power-Down and Read Device ID (RDI) (ABH)

The Release from Power-Down and Read Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high as shown in Figure21. Release from Power-Down will take the time duration of tRES1 (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the tRES1 time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABH" followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 21. The Device ID value is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure21, except that after CS# is driven high it must remain high for a time duration of tRES2 (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when BUSY equal 1) the command is ignored and will not have any effects on the current cycle.



Figure 21. Release Power-Down Sequence Diagram



Figure22. Release Power-Down/Read Device ID Sequence Diagram



9.24 Read Manufacture ID/ Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 23. If the 24-bit address is initially set to 000001H, the Device ID will be read first.





9.25 Read Manufacture ID/ Device ID Dual I/O (92H)

The Read Manufacturer/Device ID Dual I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by dual I/O.

The command is initiated by driving the CS# pin low and shifting the command code "92H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 24. If the 24-bit address is initially set to 000001H, the Device ID will be read first.



Figure24. Read Manufacture ID/ Device ID Dual I/O Sequence Diagram



9.26 Read Manufacture ID/ Device ID Quad I/O (94H)

The Read Manufacturer/Device ID Quad I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by quad I/O.

The command is initiated by driving the CS# pin low and shifting the command code "94H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 25. If the 24-bit address is initially set to 000001H, the Device ID will be read first.



Figure25. Read Manufacture ID/ Device ID Quad I/O Sequence Diagram



9.27 Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The command sequence is shown in Figure 26. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.



Figure26.Read Identification ID Sequence Diagram



9.28 Read Unique ID Number (4Bh)

The Read Unique ID Number instruction accesses a factory-set read-only 64-bit number that is unique to each GT25Q32A-U device. The ID number can be used in conjunction with user software methods to help prevent copying or cloning of a system. The Read Unique ID instruction is initiated by driving the /CS pin low and shifting the instruction code "4Bh" followed by a four bytes of dummy clocks. After which, the 64- bit ID is shifted out on the falling edge of CLK as shown in figure 27.



Figure27. Read Unique ID Number Instruction Sequence



9.29 Program/Erase Suspend (PES) (75H or B0H)

The Erase/Program Suspend instruction "75H or B0H", allows the system to interrupt a Sector or Block Erase operation or a Page Program operation and then read from or program/erase data to, any other sectors or blocks. The Erase/Program Suspend instruction sequence is shown in Figure 28.

The Write Status Register instruction (01h) and Erase instructions (82h, 20h, 52h, D8h, C7h, 60h, 44h) are not allowed during Erase Suspend. Erase Suspend is valid only during the Sector or Block erase operation. If written during the Chip Erase operation, the Erase Suspend instruction is ignored. The Write Status Register instruction (01h) and Program instructions (02h, 32h, 42h) are not allowed during Program Suspend. Program Suspend is valid only during the Page Program or Quad Page Program operation.

The Erase/Program Suspend instruction "75H or B0H" will be accepted by the device only if the SUS bit in the Status Register equals to 0 and the BUSY bit equals to 1 while a Sector or Block Erase or a Page Program operation is on-going. If the SUS bit equals to 1 or the BUSY bit equals to 0, the Suspend instruction will be ignored by the device. A maximum of time of "tSUS" (See AC Characteristics) is required to suspend the erase or program operation. The BUSY bit in the Status Register will be cleared from 1 to 0 within "tSUS" and the SUS bit in the Status Register will be set from 0 to 1 immediately after Erase/Program Suspend. For a previously resumed Erase/Program operation, it is also required that the Suspend instruction "75H or B0H" is not issued earlier than a minimum of time of "tSUS" following the preceding Resume instruction "7AH or 30H".

Unexpected power off during the Erase/Program suspend state will reset the device and release the suspend state. SUS bit in the Status Register will also reset to 0. The data within the page, sector or block that was being suspended may become corrupted. It is recommended for the user to implement system design techniques against the accidental power interruption and preserve data integrity during erase/program suspend state.



Figure28. Program/Erase Suspend Sequence Diagram



9.30 Program/Erase Resume (PER) (7AH or 30H)

The Erase/Program Resume instruction "7AH or 30H" must be written to resume the Sector or Block Erase operation or the Page Program operation after an Erase/Program Suspend. The Resume instruction "7AH or 30H" will be accepted by the device only if the SUS bit in the Status Register equals to 1 and the BUSY bit equals to 0. After issued the SUS bit will be cleared from 1 to 0 immediately, the BUSY bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. If the SUS bit equals to 0 or the BUSY bit equals to 1, the Resume instruction "7AH or 30H" will be ignored by the device. The Erase/Program Resume instruction sequence is shown in Figure29.

Resume instruction is ignored if the previous Erase/Program Suspend operation was interrupted by unexpected power off. It is also required that a subsequent Erase/Program Suspend instruction not to be issued within a minimum of time of "tSUS" following a previous Resume instruction.



Figure29. Program/Erase Resume Sequence Diagram



9.31 Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Deep Power Down Mode, Continuous Read Mode bit setting (M7-M0) and Wrap Bit Setting (W6-W4).

The "Enable Reset (66H)" and the "Reset (99H)" commands can be issued in either SPI mode. The "Reset (99H)" command sequence as follow: CS# goes low \rightarrow Sending Enable Reset command \rightarrow CS# goes high \rightarrow CS# goes low \rightarrow Sending Reset command \rightarrow CS# goes high. Once the Reset command is accepted by the device, the device will take approximately tRST/tRST_E to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS bit in Status Register before issuing the Reset command sequence.



Figure30. Enable Reset and Reset Instruction Sequence



9.32 Jedec Reset

GT25Q32A-U support a Jedec Reset feature, the Reset Signaling Protocol consists of two phases: reset request, and reset completion (a device internal reset). this reset sequence is not intended to be used at normal power up, this reset sequence will be operational from any state that the device may be in, during the reset process, the device may ignore any commands.

Reset Request:

- 1. CS# is driven active low to select the SPI target.
- 2. Clock (SCK) remains stable in either a high or low state.
- 3. SI / IO0 is driven low by the bus initiator, simultaneously with CS# going active low
- 4. CS# is driven inactive.

Repeat the steps 1-4 each time alternating the state of SI

Reset Completion:

After the fourth CS# pulse, the target triggers its internal reset.



Figure31 Jedec Reset

Reset Timing Parameters

<u> </u>				
	Parameter	Min	Max	Units
	tCSL	500		ns
	tCSH	500		ns
	Setup Time	5		ns
	Hold Time	5		ns

Note:

the Jedec Reset command can't be used after Deep power down command (B9h) 。



9.33 Read SFDP Register (5Ah)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216.



Figure 32. Read SFDP Register Instruction Sequence Diagram(SPI mode only)



Signature and Parameter Identification Data Values

Description	Comment	Byte Add(H)	Bit Add	Data	Data
		00H	07:00	53H	53H
SEDD Signature	Fixed E04446E2U	01H	15:08	46H	46H
SFDP Signature	FIXed:50444653H	02H	23:16	44H	44H
		02H	31:24	50H	50H
SFDP Minor Revision Number	Start from 00H	04H	07:00	00H	00H
SFDP Major Revision Number	Start from 01H	05H	15:08	01H	01H
Number of Parameters Headers	Start from 00H	06H	23:16	01H	01H
Unused	Contains 0xFFH and can never be changed	07H	31:24	FFH	FFH
ID number (JEDEC)	00H: It indicates a JEDEC specified header	08H	07:00	00H	00H
Parameter Table Minor Revision Number	Start from 0x00H	09H	15:08	00H	00H
Parameter Table Major Revision Number	Start from 0x01H	0AH	23:16	01H	01H
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	0BH	31:24	09H	09H
Parameter Table Pointer (PTP)		0CH	07:00	30H	30H
	First address of JEDEC Flash Parameter table	0DH	15:08	00H	00H
		0EH	23:16	00H	00H
Unused	Contains 0xFFH and can never be changed	0FH	31:24	FFH	FFH
ID Number LSB (Giantec Manufacturer ID)	It is indicates Giantec manufacturer ID	10H	07:00	C4H	C4H
Parameter Table Minor Revision Number	Start from 0x00H	11H	15:08	00H	00H
Parameter Table Major Revision Number	Start from 0x01H	12H	23:16	01H	01H
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	13H	31:24	03H	03H
		14H	07:00	60H	60H
Parameter Table Pointer (PTP)	First address of Giantec Flash	15H	15:08	00H	00H
		16H	23:16	00H	00H
Unused	Contains 0xFFH and can never be changed	17H	31:24	FFH	FFH



Description	Comment	Byte Add(H)	Bit Add	Data	Data
Unuse				FFH	FFH
Block/Sector Erase Size	00: Reserved; 01: 4KB erase; 10: Reserved; 11: not support 4KB erase		01:00	01b	
Write Granularity	0: 1Byte, 1: 64Byte or larger		02	1b	
Write Enable Instruction Requested for Writing to Volatile Status Registers	0: Nonvolatile status bit 1: Volatile status bit (BP status register bit)	301	03	0b	EEU
Write Enable Opcode Select for Writing to Volatile Status Registers	0: Use 50H Opcode, 1: Use 06H Opcode, Note: If target flash status register is Nonvolatile, then bits 3 and 4 must be set to 00b.	3011	04	Оb	E3H
Unused	Contains 111b and can never be changed		07:05	111b	
4KB Erase Opcode		31H	15:08	20H	20H
(1-1-2) Fast Read	0=Not support, 1=Support		16	1b	
Address Bytes Number used in addressing flash array	00: 3Byte only, 01: 3 or 4Byte, 10: 4Byte only, 11: Reserved		18:17	00b	
Double Transfer Rate (DTR) clocking	0=Not support, 1=Support	0.011	19	0b	- 411
(1-2-2) Fast Read	0=Not support, 1=Support	32H	20	1b	F1H
(1-4-4) Fast Read	0=Not support, 1=Support		21	1b	
(1-1-4) Fast Read	0=Not support, 1=Support		22	1b	
Unused			23	1b	
Unused		33H	31:24	FFH	FFH
Flash Memory Density		37H:34H	31:00	01FFFFFF	H(32Mb)
(1-4-4) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	2011	04:00	00100b	4411
(1-4-4) Fast Read Number of Mode Bits	000b:Mode Bits not support	38H	07:05	010b	7711
(1-4-4) Fast Read Opcode		39H	15:08	EBH	EBH





Description	Comment	Byte Add(H)	Bit Add	Data	Data
(1-1-4) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	ЗАН	20:16	01000b	0011
(1-1-4) Fast Read Number of Mode Bits	000b:Mode Bits not support		23:21	000b	08H
(1-1-4) Fast Read Opcode		3BH	31:24	6BH	6BH
(1-1-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support		04:00	01000b	
(1-1-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	3CH	07:05	000b	08H
(1-1-2) Fast Read Opcode		3DH	15:08	3BH	3BH
(1-2-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	0511	20:16	00010b	4011
(1-2-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	3EH	23:21	010b	42H
(1-2-2) Fast Read Opcode		3FH	31:24	BBH	BBH
(2-2-2) Fast Read	0=not support 1=support	- 40H	00	0b	FEH
Unused			03:01	111b	
(4-4-4) Fast Read	0=not support 1=support		04	1b	
Unused			07:05	111b	
Unused		43H:41H	31:08	0xFFH	0xFFH
Unused		45H:44H	15:00	0xFFH	0xFFH
(2-2-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	4011	20:16	00000b	- 00Н
(2-2-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	40日	23:21	000b	
(2-2-2) Fast Read Opcode		47H	31:24	FFH	FFH
Unused		49H:48H	15:00	0xFFH	0xFFH
(4-4-4) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	4411	20:16	00100b	- 44H
(4-4-4) Fast Read Number of Mode Bits	000b: Mode Bits not support	1 4AH	23:21	010b	
(4-4-4) Fast Read Opcode		4BH	31:24	EBH	EBH
Sector Type 1 Size	Sector/block size=2^N bytes 0x00b: this sector type don't exist	4CH	07:00	0CH	0CH
Sector Type 1 erase Opcode		4DH	15:08	20H	20H
Sector Type 2 Size	Sector/block size=2^N bytes 0x00b: this sector type don't exist	4EH	23:16	0FH	0FH



Description	Comment	Byte Add(H)	Bit Add	Data	Data
Sector Type 2 erase Opcode		4FH	31:24	52H	52H
Sector Type 3 Size	Sector/block size=2^N bytes 0x00b: this sector type don't exist	50H	07:00	10H	10H
Sector Type 3 erase Opcode		51H	15:08	D8H	D8H
Sector Type 4 Size	Sector/block size=2^N bytes 0x00b: this sector type don't exist	52H	23:16	00H	00H
Sector Type 4 erase Opcode		53H	31:24	FFH	FFH
Unused	· · · · · · · · · · · · · · · · · · ·			FFH	FFH
	1950H=1.950V				
	2000H=2.000V			3600H	3600H
Vcc Supply Maximum Voltage	2100H=2.100V	61H:60H	15:00		
	2700H=2.700V				
	3600H=3.600V				
	1650H=1.650V		31:16	1650H	1650H
Vaa Supply Minimum Valtaga	2250H=2.250V	6311/6311			
	2300H=2.300V	03H:02H			
	2700H=2.700V				
HW Reset# pin	0=not support 1=support		00	0b	
HW Hold# pin	0=not support 1=support		01	1b	-
Deep Power Down Mode	0=not support 1=support		02	1b	
SW Reset	0=not support 1=support	_	03	1b	
SW Reset Opcode	Should be issue Reset Enable(66H) before Reset cmd.	65H:64H	11:04 99 12 1t	99H	F99EH
Program Suspend/Resume	0=not support 1=support			1b	-
Erase Suspend/Resume	0=not support 1=support		13	1b	
Unused			14	1b	
Wrap-Around Read mode	0=not support 1=support		15	1b	
Wrap-Around Read mode Opcode		66H	23:16	77H	77H
Wrap-Around Read data length	08H:support 8B wrap-around read 16H:8B&16B 32H:8B&16B&32B 64H:8B&16B&32B&64B	67H	31:24	64H	64H





Description	Comment	Byte Add(H)	Bit Add	Data	Data
Individual block lock	0=not support 1=support		00	1b	
Individual block lock bit (Volatile/Nonvolatile)	0=Volatile 1=Nonvolatile		01	0b	
Individual block lock Opcode			09:02	36H	
Individual block lock Volatile protect bit default protect status	0=protect 1=unprotect	6BH:68 H	10	0b	E8D9H
Secured OTP	0=not support 1=support		11	1b	
Read Lock	0=not support 1=support		12	0b	
Permanent Lock	0=not support 1=support		13	1b	
Unused			15:14	11b	
Unused			31:16	FFFFH	FFFFH
Unused				FFH	FFH
			•		
Unused		FFH	FFH	FFH	FFH



9.34 Erase Security Registers (44h)

The GT25Q32A-U offers three 1024-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Register instruction is similar to the Sector Erase instruction. Once Nor flash received Erase Security Registers command,3x1024-Byte security registers will be Erase at the same time, A Write Enable instruction must be executed before the device will accept the Erase Security Register Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code "44h" followed by a 24-bit address (A23-A0) to erase one of the three security registers.

ADDRESS	A23-A16	A15-A10	A9-A0
Security Register #1	00h	0 h	Don't Care
Security Register #2	00h	1h	Don't Care
Security Register #3	00h	2h	Don't Care

The Erase Security Register instruction sequence is shown in Figure 33. The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the instruction will not be executed. After /CS is driven high, the self-timed Erase Security Register operation will commence for a time duration of tSE (See AC Characteristics). While the Erase Security Register cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Erase Security Register cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Security Register Lock Bits LB[3:1] in the Status Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1, the corresponding security register will be permanently locked, Erase Security Register instruction to that register will be ignored.



Figure 33. Erase Security Registers Instruction (SPI Mode only)



9.35 Program Security Registers (42h)

The Program Security Register instruction is similar to the Page Program instruction. It allows from one byte to 256 bytes of security register data to be programmed at previously erased (FFh) memory locations. A Write Enable instruction must be executed before the device will accept the Program Security Register Instruction (Status Register bit WEL= 1). The instruction is initiated by driving the /CS pin low then shifting the instruction code "42h" followed by a 24-bit address (A23-A0) and at least one data byte, into the DI pin. The /CS pin must be held low for the entire length of the instruction while data is being sent to the device.

ADDRESS	A23-A16	A15-A10	A9-A0
Security Register #1	00h	0 h	Byte Address
Security Register #2	00h	1h	Byte Address
Security Register #3	00h	2h	Byte Address

The Program Security Register instruction sequence is shown in Figure 34. The Security Register Lock Bits LB in the Status Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1, the corresponding security register will be permanently locked, Program Security Register instruction to that register will be ignored




9.36 Read Security Registers (48h)

The Read Security Register instruction is similar to the Fast Read instruction and allows one or more data bytes to be sequentially read from one of the three security registers. The instruction is initiated by driving the /CS pin low and then shifting the instruction code "48h" followed by a 24-bit address (A23-A0) and eight "dummy" clocks into the DI pin. The code and address bits are latched on the rising edge of the CLK pin. After the address is received, the data byte of the addressed memory location will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first. The byte address is automatically incremented to the next byte address after each byte of data is shifted out. Once the byte address reaches the last byte of the register (byte FFh), it will reset to 00h, the first byte of the register, and continue to increment. The instruction is completed by driving /CS high. The Read Security Register instruction sequence is shown in Figure 35. If a Read Security Register instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle. The Read Security Register instruction allows clock rates from D.C. to a maximum of FR (see AC Electrical Characteristics).

ADDRESS	A23-A16	A15-A10	A9-A0
Security Register #1	00h	0h	Byte Address
Security Register #2	er #2 00h 1h Byte A		Byte Address
Security Register #3 00h		2h	Byte Address



Figure 35. Read Security Registers Instruction (SPI Mode only)



9.37 Individual Block/Sector Lock (36h)

The Individual Block/Sector Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Status Register-3 must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, SEC, TB, BP[2:0] bits in the Status Registers. The Individual Block/Sector Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected.

To lock a specific block or sector as illustrated in Figure 36, an Individual Block/Sector Lock command must be issued by driving /CS low, shifting the instruction code "36h" into the Data Input (DI) pin on the rising edge of CLK, followed by a 24-bit address and then driving /CS high.



Figure 36. Individual Block/Sector Lock Instruction for SPI Mode

9.38 Individual Block/Sector Unlock (39h)

The Individual Block/Sector Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Status Register-3 must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, SEC, TB, BP[2:0] bits in the Status Registers. The Individual Block/Sector Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected.

To unlock a specific block or sector as illustrated in Figure 37, an Individual Block/Sector Unlock command must be issued by driving /CS low, shifting the instruction code "39h" into the Data Input (DI) pin on the rising edge of CLK, followed by a 24-bit address and then driving /CS high.



Figure 37. Individual Block Unlock Instruction for SPI Mode



9.39 Read Block/Sector Lock (3Dh)

The Individual Block/Sector Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Status Register-3 must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, SEC, TB, BP[2:0] bits in the Status Registers. The Individual Block/Sector Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected.

To read out the lock bit value of a specific block or sector as illustrated in Figure 4d, a Read Block/Sector Lock command must be issued by driving /CS low, shifting the instruction code "3Dh" into the Data Input (DI) pin on the rising edge of CLK, followed by a 24-bit address. The Block/Sector Lock bit value will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first as shown in Figure 38. If the least significant bit (LSB) is 1, the corresponding block/sector is locked; if LSB=0, the corresponding block/sector is unlocked, Erase/Program operation can be performed.



Figure 38. Read Block Lock Instruction for SPI Mode

9.40 Global Block/Sector Lock (7Eh)

All Block/Sector Lock bits can be set to 1 by the Global Block/Sector Lock instruction. The command must be issued by driving /CS low, shifting the instruction code "7Eh" into the Data Input (DI) pin on the rising edge of CLK, and then driving /CS high.



Figure 39. Global Block Lock Instruction for SPI Mode (left)



9.41 Global Block/Sector Unlock (98h)

All Block/Sector Lock bits can be set to 0 by the Global Block/Sector Unlock instruction. The command must be issued by driving /CS low, shifting the instruction code "98h" into the Data Input (DI) pin on the rising edge of CLK, and then driving /CS high.



Figure 40. Global Block Unlock Instruction for SPI Mode (left)



10 Package Information

10.1 Package SOP8 208MIL



Symbol		mm			Inch		
Symbol	Min	Nom	Max	Min	Nom	Max	
A	1.75	1.95	2.16	0.069	0.077	0.085	
A1	0.05	0.15	0.25	0.002	0.006	0.010	
A2	1.70	1.80	1.91	0.067	0.071	0.075	
b	0.31	0.41	0.51	0.012	0.016	0.020	
С	0.18	0.21	0.25	0.007	0.008	0.010	
D	5.13	5.23	5.33	0.202	0.206	0.210	
E	7.70	7.90	8.10	0.303	0.311	0.319	
E1	5.18	5.28	5.38	0.204	0.208	0.212	
е		1.27			0.050		
L	0.50	0.67	0.85	0.020	0.026	0.033	
L1	1.21	1.31	1.41	0.048	0.052	0.056	
θ	0°	5°	8°	0°	5°	8°	



10.2 Package SOP8 150MIL



Symbol	Querchal		mm		Inch		
Symbol	Min	Nom	Max	Min	Nom	Max	
A	1.35	-	1.75	0.053	-	0.069	
A1	0.10	-	0.25	0.004	-	0.010	
A2	1.35	-	1.55	0.053	-	0.061	
b	0.31	-	0.51	0.012	0.016	0.020	
С	0.10	-	0.25	0.004	-	0.010	
D	4.80	4.90	5.03	0.189	0.193	0.197	
E	5.80	6.00	6.20	0.228	0.236	0.244	
E1	3.80	3.90	4.00	0.149	0.154	0.158	
е	-	1.27	-	-	0.050	-	
L	0.40	-	0.90	0.016	-	0.035	
L1	0.85	1.06	1.27	0.033	0.042	0.050	
θ	0°	-	8°	0°	-	8°	



10.3 Package TSSOP8L (173mil)







Ourseland		mm		Inch		
Symbol	Min	Nom	Max	Min	Nom	Max
A	-	-	1.20	-	-	0.047
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	0.80	0.90	1.00	0.031	0.035	0.039
b	0.20	0.25	0.30	0.008	0.010	0.012
с	0.10	0.15	0.20	0.004	0.006	0.008
D	2.90	3.00	3.10	0.114	0.118	0.112
E	6.30	6.40	6.50	0.248	0.252	0.256
E1	4.30	4.40	4.50	0.169	0.173	0.177
е	-	0.65	-	-	0.026	-
L	0.45	0.60	0.75	0.018	0.024	0.030
L1	0.85	1.00	1.15	0.033	0.039	0.045
θ	0	4	8	0	4	8

Note:



10.4 Package WSON8 (6*5mm)





Ourseland	mm			Inch		
Symbol	Min	Nom	Max	Min	Nom	Max
А	0.70	0.75	0.80	0.028	0.030	0.031
A1	0.00	0.02	0.05	0.000	0.001	0.002
С	0.18	-	0.25	0.007	-	0.010
b	0.35	0.40	0.50	0.014	0.016	0.020
D	5.90	6.00	6.10	0.232	0.236	0.240
D2	3.30	3.40	3.50	0.130	0.134	0.138
E	4.90	5.00	5.10	0.193	0.197	0.201
E2	3.90	4.00	4.10	0.154	0.157	0.161
e		1.27			0.05	
L	0.50	0.60	0.75	0.020	0.024	0.030

Note:



10.5 Package WSON8 (4*3mm)





Cumphed		mm		Inch		
Symbol	Min	Nom	Max	Min	Nom	Max
A	0.50	0.55	0.60	0.020	0.022	0.024
A1	0.00	0.02	0.05		0.001	0.002
С	0.10	0.15	0.20	0.004	0.006	0.008
b	0.25	0.30	0.35	0.010	0.012	0.014
D	2.90	3.00	3.10	0.114	0.118	0.122
D1	0.10	0.20	0.30	0.000	0.001	0.001
E	3.90	4.00	4.10	0.154	0.157	0.161
K1	0.70	0.80	0.90	0.002	0.002	0.002
K2	0.70	0.80	0.90	0.002	0.002	0.002
е		0.80			0.031	
L	0.55	0.60	0.65	0.022	0.024	0.026

Note:



10.6 Package USON8 (2*3mm)





Overale al	mm			Inch		
Symbol	Min	Nom	Max	Min	Nom	Max
А	0.40	0.45	0.50	0.016	0.018	0.020
A1	0.00	0.02	0.05		0.001	0.002
с	0.10	-	0.20	0.004	-	0.008
b	0.20	0.25	0.30	0.008	0.010	0.012
D	2.90	3.00	3.10	0.114	0.118	0.122
D1	0.10	0.20	0.30	0.004	0.008	0.012
E	1.90	2.00	2.10	0.075	0.079	0.083
E1	1.50	1.60	1.70	0.059	0.063	0.067
е		0.50			0.020	
L	0.30	0.35	0.40	0.012	0.014	0.016
L1	0.1REF				0.004REF	

Note:



10.7 Package 8ball WLCSP







Note: 1. Controlled dimensions are in millimeter 2. Denuise is not in costs

2. Drawing is not in scale

Symbol		mm			Inch		
Symbol	Min	Nom	Max	Min	Nom	Max	
A	0.285	0.325	0.365	0.0112	0.0128	0.0144	
A1	0.085	0.100	0.115	0.0033	0.0039	0.0045	
A2	0.200	0.225	0.250	0.0079	0.0089	0.0098	
A3	0.020	0.025	0.030	0.0008	0.0010	0.0012	
b	0.210	0.240	0.270	0.0083	0.0094	0.0106	
b1	0.150	0.180	0.210	0.0059	0.0071	0.0083	
b2	0.150	0.180	0.210	0.0059	0.0071	0.0083	
D							
E							
D1	-	0.500	-	-	0.0197	-	
E1	-	0.500	-	-	0.0197	-	
CCC			0.020			0.0008	

Note:

1. Please contact local Giantec for complete package dimensions.





11 Ordering Information

		<u>G</u>	<u>T XX</u>	<u>X XX</u>	<u>X</u> -X	<u> XX</u>	XX	<u> - XX</u>
Company								
GT=Giantec			′					
Product Family								
25Q = SPI Nor Flash,S	SPI/ Dual/Quad I/	0						
Density								
05 = 512Kb 10 = 1Mb 20 = 2Mb 40 = 4Mb	80=8Mb 16=16Mb 32=32Mb 64=64Mb	128=128Mb 256=256Mb 512=512Mb						
Version								
A = A Version					_			
Operation Voltag	ge							
L = 1.65V ~ 1.95V	U=1.65V ~ 3.6	V H=2.7~3.6V						
Package Type								
W = SOP8 208 mil G = SOP8 150 mil WS = WSON 6x5 mm WU = WSON 4x3 mm ED = USON 2x3 mm		VD = USON 1.5x1.5 CS = WLCSP 8 ball Z = TSSOP8 173mil BG = BGA XKU30 = Sorted and	mm I d Un-inked	d KGD				
Green Code								
L=Pb Free							_	
Temperature Ra	nge							
I = Industrial(-40℃ to IE= Industrial(-40℃ to IH= Industrial(-40℃ to	+85℃) ວ +105℃) ວ +125℃)	A2= Automo A1 = Autom A0= Automo	otive(-40 °C otive(-40 °C otive(-40 °C	ະ to +105℃ ເວ +125℃ to +150℃	C) C) C)			
Packing								

TR= Tape & Reel

Blank = Tube packing



12 Valid Part Numbers and Top Side Marking

The following table provides the valid part numbers for the GT25Q32A-U SPI Flash Memory. Please contact Giantec for specific availability by density and package type.

Density	Grade	Package Type	Product Number	Top Side Marking
		SOP8 208mil	GT25Q32A-UWLI-TR	G YWW 532A-U <u>W</u> LI
		SOP8 150mil	GT25Q32A-UGLI-TR	G YWW 532A-U <u>G</u> LI
		WSON 6x5	GT25Q32A-UWSLI-TR	GT 532A U <u>WS</u> LI YWW
	Industry	WSON 4x3	GT25Q32A-UWULI-TR	GT 532AW <u>YWW</u>
	-40 0 - 00 0	USON 2x3	GT25Q32A-UEDLI-TR	GT 532A <u>YWW</u>
		TSSOP	GT25Q32A-UZLI-TR	GT 532A -U <u>Z</u> LI YWW
		WLCSP	GT25Q32A-UCSLI-TR	
		SOP8 208mil	GT25Q32A-UWLIE-TR	G YWW 532AU <u>W</u> LIE
32Mb		SOP8 150mil	GT25Q32A-UGLIE-TR	G YWW 532AU <u>G</u> LIE
	Industry	WSON 6x5	GT25Q32A-UWSLIE-TR	GT 532A U <u>WS</u> R YWW
	-40 00 100 0	WSON 4x3	GT25Q32A-UWULIE-TR	GT 32AEW <u>YWW</u>
		USON 2x3	GT25Q32A-UEDLIE-TR	GT 32AE <u>YWW</u>
		SOP8 208mil	GT25Q32A-UWLIH-TR	G YWW 532AU <u>W</u> LIH
		SOP8 150mil	GT25Q32A-UGLIH-TR	G YWW 532AU <u>G</u> LIH
	Industry _40℃~125℃	WSON 6x5	GT25Q32A-UWSLIH-TR	GT 532A U <u>WS</u> S YWW
		WSON 4x3	GT25Q32A-UWULIH-TR	GT 32AHW <u>YWW</u>
		USON 2x3	GT25Q32A-UEDLIH-TR	GT 32AH <u>YWW</u>





13 REVISION HISTORY

Revision	Date	Descriptions		
V1.0	Aug.2021	Initial Version		
V1.1	May.2022	Update Temperature of the partition		
V1.2	May.2022	Update Driver Strength Default value		
V1.3	Jun.2022	Update SFDP		
V1.4	Jun.2022	Update Security register address		
V1.5	Aug.2022	Update DC&AC Characteristics		
V1.6	Aug.2022	Update ICC read		
V1.7	Sep.2022	Update SR3 DRV		
V1.8	Dec.2022	Update AC		
V1.9	Jan.2023	Update 105°C Industry		
V2.0	Jun.2023	Added the WLCSP package		
V2.1	Jan.2025	Update the Top Marking and fix some details		

Important Notice

Except for customized products which have been expressly identified in the applicable agreement, Giantec's products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and not for use in any applications which may, directly or indirectly, cause death, personal injury, or severe property damages. In the event Giantec products are used in contradicted to their target usage above, the buyer shall take any and all actions to ensure said Giantec's product qualified for its actual use in accordance with the applicable laws and regulations; and Giantec as well as it's suppliers and/or distributors shall be released from any and all liability arisen therefrom.

For the contact and order information, please visit Giantec's Web site at: http:// www.giantec-semi.com